In effort to improve thermal control in minimally invasive cryosurgery, the concept of a miniature, wireless, implantable sensing unit has been developed recently. The sensing unit integrates a wireless power delivery mechanism, wireless communication means, and a sensing core-the subject matter of the current study. The current study presents a CMOS ultra-miniature PTAT temperature sensing core and focuses on design principles, fabrication of a proof-of-concept, and characterization in a cryogenic environment. For this purpose, a 100μm × 400μm sensing core prototype has been fabricated using a 130nm CMOS process. The senor has shown to operate between −180°C and room temperature, to consume power of less than 1μW, and to have an uncertainty range of 1.4°C and non-linearity of 1.1%. Results of this study suggest that the sensing core is ready to be integrated in the sensing unit, where system integration is the subject matter of a parallel effort.
INTRODUCTION
Cryosurgery is the controlled destruction of undesired tissues by freezing, known as an invasive surgical technique since the early 1960s [1] . Cryosurgery has been experimented and practiced as a minimally invasive procedure since the middle of the 1990s, in conjunction with concurrent developments in medical imaging such as ultrasound [2] , CT [3, 4] , and MRI [5, 6] . Medical imaging has been successfully used to monitor the growth of the frozen region during the procedure as an indicator of cryosurgery success.
While criteria for cryosurgery success are well established in the cryobiology literature [7] , most frequently correlated with the temperature field and the local cooling and rewarming rates, effective means to measure the temperature distribution in the treated area in real time represent an unmet need. At best, current practices rely on temperature sensors embedded at the tip of the cryoprobes and possibly one or two additional sensors strategically placed at the tip of long hypodermic needles. These sensors are cumbersome to operate and do not provide sufficient data to reconstruct the local temperature distribution. Hence, minimally invasive cryoprocedures relying solely on medical imaging represent common practice to date.
Ultrasound-monitored prostate cryosurgery was the first minimally invasive procedure to pass from the experimental stage to routine practice, yet the quality of the image in the unfrozen region and shadowing effects by the frozen region [8] represent major challenges in correlating the frozen region with the shape of the target area [9] . To prevent one of the most severe complications of the procedure-cryoinjury to the rectum-a single temperature sensor at the tip of a hypodermic needle is often placed between the prostate and the rectal wall. The application of a single temperature sensor, combined with the associated uncertainties in measurements [10] , is often ineffective in preventing cryoinjury to the surrounding tissues.
In effort to improve thermal control in minimally invasive cryosurgery, the concept of miniature, wireless, implantable sensors for cryogenic temperatures has been developed recently [11] . Here, an integrated sensing unit is powered by magnetic induction, communicated with wirelessly, where the temperature is measured by a sensing core-the subject matter of the current report. The integrated sensing unit is expected to operate in the entire temperature range applicable to cryosurgery of −196°C to 37°C, while consuming less than 1μW of power, which is deemed consistent with the potential to deliver power by induction. The temperature measurements are then used to reconstruct the temperature field by solving the inverse thermal problem in close-to-real time [12] . While several integrated temperature sensors have been presented in the literature [13, 14, 15] , they do not meet the above specifications and, hence, they do not represent viable alternatives for the sensing core presented in the current study.
As a part of an ongoing effort to develop miniature implantable temperature sensors with application to cryosurgery, the current study presents an all-CMOS temperature sensing core. This study focuses on design principles, fabrication of a proof-of-concept, and its characterization in a cryogenic environment.
PRINCIPLES OF SENSOR DESIGN AND IMPLEMENTATION
A schematic illustration of the proposed design for proportional-to-absolute-temperature (PTAT) sensor is displayed in Fig. 1 , where Q 1 and Q 2 are nominally identical PNP bipolar junction transistors (BJTs), implemented using the substrate PNP structure inherent to standard CMOS technologies. The operational amplifier (op-amp; A DM in Fig. 1 ) forces the drain voltages of the metal-oxide semiconductor field-effect transistors (MOSFET) M 1 and M 2 to equate by means of negative feedback. By selecting the width of M 2 to equal n 0 times the width of M 1 , the drain current of M 2 becomes n 0 times the drain current of M 1 (annotated I 0 ). It follows that the difference between the emitter-base voltages V EB1 and V EB2 of transistors Q 1 and Q 2 , respectively, (Fig. 1) can be approximated as [16] : (1) where I S is the reverse saturation current of the BJT's, Φ T is the thermal voltage, k is the Boltzmann constant (1.381×10 −23 J/K), q is the electronic charge (1.6×10 −19 C), and T is the absolute temperature. Note that the current I 0 has a PTAT characteristic since it represents the ratio of ΔV EB to R B . The natural logarithm of the current ratio n 0 in Eq. (1) determines the constant of proportionality between the sensor's output voltage, ΔV EB , and the absolute temperature.
The primary advantage in a PTAT-based temperature sensor is that n 0 is nominally equal to the ratio of lithographically defined transistor widths, which is closely controlled in CMOS fabrication. While Eq. (1) provides insight into the operational principles of the temperature sensor, the model needs to be expanded to account for non-idealities which arise in a practical implementation, as described below.
Nonlinearity in the Proposed Design
The formulation for the output voltage, Eq. (1), is now expanded to account for nonlinearities that affect the certainty in temperature sensing in the proposed design, including:
N1
Mismatch in geometrical and process parameters between nominally identical transistors Q 1 and Q 2 .
N2
Mismatch in extrinsic base resistance and emitter resistance between Q 1 and Q 2 .
N3
Mismatches in geometrical and process parameters between M 1 and M 2 .
N4
Finite low-frequency gain (i.e., DC gain) and systematic and random offset voltages of the operational amplifier. The systematic offset voltage results from the design of the differential to single-ended stage of the operational amplifier. The random offset results from random mismatches between the two nominally symmetric branches of the differential stages of the operational amplifier.
With reference to Fig. 2 , by expressing all mismatched parameters in terms of their nominal (average) value and the corresponding deviation from the nominal value (the deviation is displayed in terms of uncertainty), while employing basic circuit analysis techniques, the emitter-base voltage difference can be expressed as: (2) where n is the actual emitter current ratio I E2 /I E1 , β is the current gain factor of the PNP transistor, equal to the ratio of its collector to base currents, and: (3) where R B and R E are the nominally identical base and emitter resistances of both transistors Q 1 and Q 2 , while ΔR B and ΔR E are the differences between the corresponding resistor values for the two transistors.
Equation (2) can be further simplified by assuming that the uncertainties are small compared to the corresponding nominal values, and applying the approximation ln(1 + x) ≈ x: (4) The first term on the right-hand side in Eq. (4) is similar to the ideal case presented in Eq.
(1), with the exception that the current ratio n is no longer equal to a nominal lithographically defined value. The second term represents the mismatch between the saturation current and current gain factor of the two otherwise nominally identical transistors Q 1 and Q 2 . However, an order-of-magnitude analysis of this second term suggests that it would contribute less than 0.01°C to the uncertainty in temperature and therefore may be neglected. The remaining terms in Eq. (4) quantify the effects of the extrinsic resistance, R EFF , and the mismatch between its transistors values Q 1 and Q 2 (ΔR EFF ).
Effects N3 and N4 typically cause the current ratio n to deviate from its nominal value n 0 . In the proposed design, the transistors M 1 and M 2 are biased in the sub-threshold region of operation (V SG <|V TH |), in contrast to typical designs that operate in strong inversion (V SG >| V TH |). Based on a simplified form of the BSIM2 level-5 MOSFET circuit simulation model [17] , the currents in M 1 and M 2 may be expressed as: (5) where η i is the sub-threshold swing parameter, V THi is the threshold voltage, λ i is the draininduced barrier lowering coefficient, V SDi is the source-drain voltage, V SG is the source-gate voltage, i represents either transistor M 1 or M 2 , and the following parameter is defined for brevity: (6) where μ P is the hole mobility in cm 2 /Vs, C ox is the oxide capacitance per unit area in F/m 2 , and (W/L) i is the width to length ratio of the transistors i.
An expression for the deviation of current ratio n from its nominal value n 0 may now be expressed in terms of: (7) where n≈n 0 (1+Δn), β P is the average of β P2 /n 0 and β P1 , Δβ P is the difference between β P2 /n 0 and β P1 , V SD,CM is the average (common-mode) of V SD2 and V SD1 , and ΔV SD is the difference between V SD2 and V SD1 . The voltage term ΔV SD in Eq. (7) is a function of the opamp's finite differential-mode dc gain, A DM , and the input-referred offset voltage, V OS . For this purpose, the op-amp's output voltage is written as: (8) where the op-amp's positive and negative input terminal voltages are equal to the difference between supply voltage, V DD , and the drain-to-source voltages V SD2 and V SD1 , respectively (i.e., V + =V DD -V SD2 and V − =V DD -V SD1 ). The difference between V DD and V O , is equal to the source-gate voltages V SG of M 1 and M 2 . It follows that the voltage difference, ΔV SD , can be expressed as: (9) An expression for Δn may now be obtained by substituting Eq. (9) in Eq. (7). Finally, the sensor's output voltage ΔV EB can be expressed as: (10) 
Sensor Calibration
Due to the temperature dependencies of the various terms in Eq. (10), ΔV EB may become non-linearly dependent on temperature and can be generally expressed as: (11) where C T0 and C T1 are constants and g denotes a function. The temperature as a function of voltage ΔV EB represents the sensor reading, and can be expressed as: (12) where C V0 and C V1 are constants, and f is another function.
In the ideal case, where ΔV EB is defined by Eq. (1), C T0 and f(T) become zero and the right hand side term of Eq. (11) simply equals C T1 . In this case, f(ΔV EB ) in Eq. (12) is also zero and C V0 and C V1 can be found by a two-point calibration technique: (13) where T 1 and T 2 are calibration temperatures at selected voltages.
In order to establish the potential magnitude of the non-linear effects N1-N4 on the calibrated curve, the circuit operation was simulated using the Specter simulator using component models made available by the CMOS foundry. Since the cryogenic temperature range is outside of the nominal model ranges, simulation results were based on extrapolation of the circuit model parameters. The resulting uncertainties, representing the differences between the calibrated values and the estimated temperatures when non-linear effects are considered, are listed in Table 1 .
Methods such as dynamic element matching and chopping have previously been used to reduce uncertainties in temperature measurements resulting from similar mismatches to those listed in N1-N4, as listed in Table 2 . For example, dynamic element matching (DEM) [14] can be used to reduce the effects of Δη, Δβ P , ΔV TH , and Δλ, while chopping within the op-amp [15] and the PNP BJT's can be incorporated to mitigate the effects of ΔR E , ΔR B , ΔI S , Δβ, and V OS . By using such methods, the measurement uncertainty can be decreased at the expense of increased power consumption. Using dynamic methods requires clock synthesis, which requires an oscillator-either free running or locked to a wirelessly received signal. The power required for switching and clock generation in DEM and chopping is relatively small (of the order of 10 nW). However, the PTAT core circuitry (i.e., the core transistors and the op-amp) needs to have a sufficient gain-bandwidth product to accommodate the switching [18] . When applying feedback circuit techniques to ease the gain-bandwidth requirements of the amplifier (see [19] for example), the power consumption of the circuit is of the order of 10 μW, which makes the design of a submicrowatt sensor impossible. For these reasons, techniques to reduce the dynamic temperature uncertainties are not applicable in the current study. Figure 3 displays the designed sensor fabricated using a standard 130nm CMOS process in a commercial foundry. The area occupied by the sensing core is 100μm × 400μm, which makes it an excellent candidate to be incorporated into an implantable sensor, and can be delivered into the body by means of a hypodermic needle. In its normal operational mode, the circuit is entirely self-biased, where the op-amp bias current is generated internally and is PTAT. The circuit can also be operated in a test mode using an external current source to provide the op-amp bias current, a case in which the bias current can be designed to have any desired dependency on temperature. Since only the sensing core of the wireless, implantable, temperature sensing device is under investigation in the current study, while wireless telemetry is the subject matter of a parallel study, the sensing core was hosted in a standard IC package. A custom printed circuit board (PCB) has been fabricated to characterize the chip. The sensor outputs, V EB1 and V EB2 , were buffered with amplifiers external to the chip (on the same PCB), in order to drive the loads of the measurement instruments. The sensor outputs were measured at a sampling rate of 0.2 Hz using a high accuracy Keithley 2400 Source Measure Unit.
EXPERIMENTAL SETUP
Characterization of the sensor at cryogenic temperatures was performed in a controlled-rate cooler (Kryo 10-16 chamber and Kryo 10-20 controller, Planer Ltd., UK), as illustrated in Fig. 4 . Cooling in the Kryo 10-16 chamber is achieved by circulating a mixture of nitrogen vapors and air at high velocity (up to 15 m/s). In order to protect the sensing core and the PCB board, a cryogenic holding stage was designed and constructed, as illustrated in Fig.  4(b) .
The temperature sensor was benchmarked against temperature measurements obtained with a T-type thermocouple, placed on the PCB next to the chip, in continuous data logging mode (OMB DAQ-56, Omega Engineering, Inc.). Data acquisition for the thermocouple and the new sensor was done concurrently and independently. Figure 5 displays results obtained with two specimens of the sensing core at a sampling rate of 0.2 Hz; both specimens were fabricated on the same wafer. The thermal protocol included a sequence of cooling ramps, separated apart by constant-temperature holding periods, which were long enough to let the system reach steady state at each temperature level. Each temperature data point in Fig. 5 represents an average and standard deviation of 30 consecutive readings at steady state in order to reduce uncertainties in measurements.
RESULTS AND DISCUSSION
Foundry models for sensor design cover the temperature range of −55°C to +125°C, while cryosurgery applications may call for temperature sensing down to the liquid nitrogen boiling temperature of −196°C. In the absence of comparable data at the sensor design stage, simulations were performed with extrapolated values on available models, which predicted system failure at temperature lower than −150°C. Experimental results in the current study demonstrated system failure at higher temperatures of −100°C and −140°C for Chips 1 and 2 in a self-PTAT self-bias mode, respectively (Fig. 5) . This failure occurs when the op-amp gain drops drastically with temperature, preventing the op-amp from maintaining negative feedback in the loop. In order to overcome this problem in later experiments, external bias was used with the op-amp's to ensure negative feedback loop over the entire temperature range achievable with the Kryo 10-16 cooling chamber, down to −180°C. In liquid-nitrogen based cryosurgery, the −180°C isotherm is at a very close proximity to the cryoprobe, which is held at −196°C, and the temperature can be easily interpolated within this space. In JouleThomson based cryosurgery, the −180°C boundary value is lower by about 35°C from the minimum achievable temperature at the cryoprobe.
Experimental results demonstrate a very high linearity of the sensor output with temperature in a range of −180°C and −20°C, with maximum observed nonlinearity of 2°C of full scale (1.1%). While potential sources for nonlinearity in the proposed design have been discussed above, no nonlinearity mitigation techniques were deemed necessary for cryosurgery applications. Reducing nonlinear effects would unnecessarily increase the power overhead associated with the corresponding mitigation mechanisms.
The uncertainty range, defined by twice the standard deviation (2σ) at steady state, was found to vary with temperature, but to not exceeding 1.4°C in all studied cases. While this range is deemed adequate for cryosurgery application, it is higher than that predicted in Table 1 , based on computerized design tools. This difference can be partly attributed to: (1) temperature variations inside the cooling chamber, were its temperature is controlled by periodic ejection of liquid nitrogen into a highly turbulent air stream; (2) uncertainty in reference temperature, where the reference thermocouple is specified to have an uncertainty range of 1.4°C at −100°C; and, (3) electronic noises in off-chip buffer, cables, and multimeter, which may be eliminated in a wireless implementation. Schematic illustration of the proposed proportional-to-absolute-temperature (PTAT) sensing core Experimental setup: (a) a schematic illustration of the system, and (b) a photograph of the experimental stage Results obtained from three representative chips in a self-biased mode (#1 and #2) and an externally biased mode (#2): (a) temperature data as a function of voltage output, and (b) average nonlinear offset, calculated as the temperature difference between the experimental data shown in Fig. (a) and a linear curve connecting the boundary temperature values for each dataset. Table 1 Theoretical analysis of the contribution of sensor components to the overall uncertainty of the proposed sensor, based on foundry-provided CMOS computation models; the overall uncertainty represents the square root of the sum of the square individual uncertainties. Table 2 Performance comparison of the current design with literature data 
